Augmented OVM Test with System Verilog Assertions

A new customer needed ASPENLOGIC® to review an existing, well tested Verilog FPGA design (code + specification documents) to determine if adding SystemVerilog (IEEE Std 1800) assertions was necessary. After adding nearly 40 assertions the constrained random OVM simulation showed errors on a number of the assertions.