Reset Logic

Consulted on ASIC designs for an Intel super-computer project requiring a sophisticated, multi-cpu reset initialization controller.