Took Over Maintenance of Existing C and Verilog Code Base

AspenLogic — Thu, 07 Oct 2021 23:19:25 +0000

Took over maintenance of both the FPGA Verilog code and the C firmware from two separate engineers. A persistent, but random failure was decreasing calibration yields on the manufacturing line after months of diagnostic effort. In less than a week, my analysis with Chipscope located a supposedly static signal that was pulsing randomly and resetting critical state machines. I traced this to a level translator connected inappropriately to an FPGA I/O pin and devised an FPGA only solution to overcome the problem.

Lepton

Took Over Maintenance of Existing C and Verilog Code Base