Fibre Channel FPGA
Investigated and began preliminary design of synthesizable models for FC-1 and FC-2 levels of a a custom PCI Fibre Channel Interface card intended for Silicon Graphics (SGI). Wrote C program to generate gate level structural VHDL netlists to compute arbitrary polynomial, parallel CRC operations.